FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5A




FIG. 5B PAGE TABLE IS PRESENT




FIG. 5C PAGE TABLE IS NOT PRESENT




FIG. 6




FIG. 7A





FIG. 7B



104

ACCESS

102

INTERFACE

BUS2 (ATA/ATAPI)

STORAGE DEVICE

100

39

40,

106

STORAGE

82

84

86

FIG. 9





FIG. 10



114.11

FIG. 11





FIG. 12

ORB1



COMPARE

ORB2




FIG. 13




FIG. 14B FIG. 14A PC PC READ **STORAGE** READ STORAGE (BUS1) (TRANSMISSION) DEVICE (BUS1) (TRANSMISSION) DEVICE (BUS2) (BUS2) BD1--ATXP1 LTXP2-LTXP2→ ATXP1 BD2-**PACKET BUFFER PACKET BUFFER** FIG. 14D FIG. 14C READ **STORAGE** PC **STORAGE** READ (BUS1) (TRANSMISSION) DEVICE DEVICE (BUS1) (TRANSMISSION) (BUS2) (BUS2) **POINTER** REGISTER LTXP2 ATXP1 LTXP2-WRITE (FIRMWARE) PACKET BUFFER PACKET BUFFER DUMMY-UPDATE FIG. 14E **STORAGE** READ (BUS1) (TRANSMISSION) DEVICE (BUS2) LTXP2-

PACKET BUFFER

FIG. 15B FIG. 15A PC WRITE (BUS1) (RECEPTION) STORAGE DEVICE PC WRITE STORAGE DEVICE (BUS2) (BUS1) (RECEPTION) BD1-LRXP4-LRXP4--ARXP3 -ARXP3 BD2~ **PACKET BUFFER PACKET BUFFER** FIG. 15D FIG. 15C PC WRITE STORAGE DEVICE (BUS1) (RECEPTION) (BUS2) PC WRITE STORAGE DEVICE (BUS1) (RECEPTION) (BUS2) **POINTER** REGISTER LRXP4 ARXP3 ARXP3 LRXP4-WRITE (FIRMWARE) PACKET BUFFER PACKET BUFFER DUMMY-UPDATE FIG. 15E PC WRITE (BUS1) (RECEPTION) STORAGE DEVICE LRXP4--ARXP3

PACKET BUFFER




FIG. 17A
PIO READ (STORAGE DEVICE → DATA TRANSFER CONTROL SYSTEM → PC)





FIG. 17B PIO WRITE (PC \rightarrow DATA TRANSFER CONTROL SYSTEM \rightarrow STORAGE DEVICE)






FIG. 19A

UltraDMA READ (STORAGE DEVICE → DATA TRANSFER CONTROL SYSTEM → PC)




FIG. 19B

UltraDMA WRITE (PC → DATA TRANSFER CONTROL SYSTEM → STORAGE DEVICE)

